A new 64-channel mixed-signal ASIC is presented: PACIFIC. It was developed in TSMC 130 nm CMOS technology for the readout of the Scintillating Fibre Tracker, as a part of the LHCb upgrade. This detector is based on 250 μ m scintillating fibers readout by custom designed 128-channel silicon photomultiplier arrays. It will cover a total area of 340 m 2 , distributed over the 12 planes that compose it. The sensors are connected directly to PACIFIC without any interface components. The ASIC acquires the current pulses using a current conveyor. A fast double pole-zero cancellation shaper is used to minimize spillover. The charge is then collected using gated integrators, with a twofold interleaved scheme to minimize dead time. The resulting voltage level is digitized with a configurable 2 bit non-linear flash ADC. The output is a 320 Mbps differential signal produced by the serializers, which gather the results from four adjacent channels.
Introduction
The LHCb detector [1] is a single-arm forward spectrometer at CERN studying particle decays involving b and c quarks. The LHCb experiment has planned an upgrade to reduce the statistical uncertainties that currently limit the physics results. The instantaneous luminosity will be increased by a factor of 5 and the current 1 MHz hardware trigger will be replaced by a 40 MHz software trigger with a more efficient selection of events. With these changes, the LHCb experiment expects to collect up to 50 fb 1 over 10 years [2, 3] .
The upgrade will increase the occupancy and radiation levels over the acceptable limits for the current detectors in the tracking stations after the magnet, indicated in Fig. 1 . These detectors will be replaced by the Scintillating Fibre (SciFi) Tracker [4] , using the same disposition, i.e., 3 stations composed of 4 planes covering each an area of 5 × 6 m 2 . The SciFi Tracker perceives the particles by means of 2.5 m long plastic scintillating fibers with a diameter of 250 μm, a propagation speed of 6 ns/m and a decay time of 2.8 ns. The scintillation photons are detected by 128-channel arrays of silicon photomultipliers (SiPMs) with a pitch of 250 μm. These sensors have a photon detection efficiency of 48% and a gain of 3.8e6 e -/PE at 3.5 V overvoltage. The complete detector comprises over half a million channels, aiming at a resolution of 100 μm in the horizontal plane.
The fibers are arranged in 6-layer staggered mats with a pitch of 275 μm, of which one SiPM channel reads a slice of 250 μm width. As a consequence, the scintillation light is typically distributed among several channels, requiring a clusterization process after readout. The low Power ASIC for the SCIntillating FIbre TraCker (PACIFIC) is an SiPM readout chip designed for this project that provides a non-linear 2 bit digital charge measurement for 64 channels. The output of four PACIFICs is collected, still in the front-end, by an FPGA that applies a clusterization algorithm. This algorithm uses three thresholds to select the channels belonging to a cluster and produces the position and size of this cluster employing a weighted mean. The cluster data is collected by the master board, which manages the communications with the back end, as well as the power and control signal distribution.
PACIFIC architecture
PACIFIC is a 64-channel SiPM readout ASIC developed in the TSMC 130 nm CMOS technology. It is designed to connect directly to the anode of the sensor without any additional interfacing components. After analog processing, the signal is digitized using three configurable thresholds, thus providing a non-linear 2 bit representation of the charge information received from the SiPM at the 40 MHz rate defined by the experiment clock. Additionally, the device produced is intended to be radiation tolerant and consume less than 10 mW per channel. The channel architecture, presented in Fig. 2 , includes an input stage, a shaping stage, an integration stage and a digitization stage.
The signal acquisition is performed in PACIFIC by means of a current conveyor, which provides a current mode input with low impedance and high bandwidth. The design of the current conveyor uses a novel approach [5] with two feedback loops, as depicted in Fig. 3 . This design allows to fix the voltage and the impedance at the input node. Additionally, it provides four different gains and the possibility to tune the input voltage over a range of 600 mV. The current conveyor is followed by a closed-loop transimpedance amplifier with high sourcing capability. This block converts the signal from current to voltage for further processing and also regulates the voltage at the output node of the conveyor.
Ensuing, a fast shaping stage is introduced to remove the slower components in the response of the SiPM, which extends far longer than The digitization stage begins with a dual passive track and hold, which is synchronized with the integration stage to merge the signal from both interleaved units. The resulting signal is distributed to a 2 bit non-linear flash ADC operating at 40 MHz. The ADC is composed of three PMOS comparators that contrast the signal against each of the three thresholds defined by the clustering algorithm. Two different sets of thresholds can be used, the local thresholds and the common thresholds. The local thresholds are generated by three 8 bit DACs included inside each channel and, therefore, can be tuned on a per channel basis. The common thresholds come from similar set of three DACs placed in the common biasing block and distributed throughout the chip to define a setting shared by all channels. The output of the comparators is collected by the serializer, which converts it to a 2 bit format. The serializer currently gathers the results from four channels and streams them out at 320 MSa/s, using a differential SLVS output.
Apart from the common thresholds, the bias current of the different amplifiers and the required voltage references are distributed to all the channels from the common biasing block. These magnitudes are derived employing 6 bit DACs from the bandgap at the core of this block, except for the common thresholds, produced by 8 bit DACs, and the input voltage, provided by a 16 step resistor ladder. The outputs of the common biasing block are defined by a configuration register bank with an 8 bits width and a power-on reset system. The configuration registers can be individually accessed via an I 2 C link with 10 bit addressing. The registers are protected against radiation effects by means of a Hamming(7,4) encoding with an additional parity bit and the state machines and clock devices inside the I 2 C slave by triple modular redundancy.
Test results
The development of PACIFIC started in 2012 with the migration of the current conveyor design from the original AMS 350 nm BiCMOS https://doi.org/10.1016/j.nima.2017.12.044. technology to IBM 130 nm CMOS (PACIFICr0). This technology was further used to produce the following two prototypes. The first one included an analog channel and several individual blocks, with external biasing for maximum testability (PACIFICr1). The second one was an eight channel prototype with internal biasing and digital control (PACIFICr2). At this point, the design was migrated to TSMC 130 nm CMOS technology, producing in 2015 the first full size prototype (PACIFICr3). Two additional iterations have been produced to optimize the performance, leading to PACIFICr5, depicted by Fig. 4 , where the differential output was introduced. For characterization purposes, the prototypes are wire-bonded on an analog printed circuit board, which also hosts the necessary power supply and analog debugging circuitry. The tests are managed by an additional digital board, where an FPGA produces the required control signals, performs the readout and communicates via USB with a computer. Up to now, four units of PACIFICr5 have been mounted and characterized. The first step consists in checking the main reference voltage and the channel baseline voltage, accessible directly on the PCB. The main reference voltage is derived directly from the 385 mV bandgap through a 6 bit DAC and has an expected value of 500 mV. The channel baseline voltage is derived from the main reference, also through a 6 bit DAC, and has an expected value of 700 mV. After power up, they average 569 mV and 787 mV respectively, both slightly higher than expected but within the simulated dispersion. This measure indicates that the value at the corresponding configuration register is the default one, thus proving that the power-on reset system is operating correctly. Once these references are corrected to their operation values, the average power consumption is 9.1 mW per channel, below the design limit.
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Subsequently, the common biasing block is investigated to assure that the operating conditions of the processing channel can be achieved. Fig. 5 presents the response of the input voltage control to a linear sweep for 39 channels from the same chip. This control covers a range from 100 mV to 700 mV with 50 mV steps, fulfilling specifications despite the loss of linearity at high values. Further measurements are made on several channels from different chips, resulting in a standard deviation of less than 1 mV inside one chip connected to 64 channels die with its own bias voltage.
The 6 bit voltage DACs are also studied using voltage scans. They all show a good linearity, always with differential non-linearity (DNL) below 1 LSB and integral non-linearity (INL) below 0.5 LSB. As an example, Fig. 6 depicts the characteristic of the main voltage reference DAC. The 8 bit DACs that produce the common thresholds have also been tested in the same manner. They are not as performant as the 6 bit DACs in terms of DNL and INL, but they all cover the required range from 750 mV to ground voltage.
The processing channel also contains two elements that take part in the definition of its operating conditions. Firstly, there are the 8 bit DACs generating the local thresholds. They have been analyzed in the same manner as the common thresholds, yielding a similar response. Given the large number of such blocks, the homogeneity of their response is a concern. The results for all the channel DACs in a single chip are plotted in Fig. 7 , revealing a certain dispersion both in terms of slope and offset. The standard deviation of the slope values is 2.5% LSB, while the offset ranges over 25 LSB, with a mean LSB of 3 mV. This dispersion was more pronounced in previous prototypes, modifying considerably the voltage range covered by the DACs and, thus, the available thresholds against which the signal can be compared. As a consequence, the local threshold DACs of certain channels could not reach the offset voltage https://doi.org/10.1016/j.nima.2017.12.044. Fig. 7 . PACIFICr5 local threshold DACs [6] . at the input of the comparators, preventing the baseline of the signal to be observable in a threshold scan. For that reason, an additional feature has been included in this prototype, which controls the slope and the offset of all the threshold DACs, both common and local, at the same time. This feature provides an offset adjustment range of 250 mV and allows to modify the slope up to ±30%. Secondly, there are the 4 bit DACs providing the offset correction at the integrator, which have also been characterized scanning over the possible digital values. However, the output of these components is not available, so their effect is evaluated through threshold scans in absence of signal. Fig. 8 reproduces the results of this kind of scan for a specific offset correction unit. The offset is evaluated as the threshold value at the midpoint of the transition between maximum and minimum ordinate value. This value is then converted to voltage using the characteristic of the corresponding threshold DAC. These circuits provide in average a correction range of 300 mV, with a standard deviation of 10 mV, enough to cover the dispersion of the offset difference between integrators in a channel, estimated as a standard deviation of less than 50 mV. The granularity of the correction is 10 mV, far below the 40 mV shift that a single photoelectron produces at the track and hold.
The performance of the analog processing carried out by the channel has been deeply investigated with the previous prototypes. The measurements performed on the current version confirm that the linearity at the Fig. 9 . PACIFICr5 S-curve with light injection [6] .
preamplifier, the shaper and the track and hold still fit the requirements of the application the chip was designed for, as in previous prototypes. Also, the dynamic range is sufficient for the foreseen thresholds to be applied for the clusterization process that follows. The architecture choice for the channel is deeply influenced by the fluctuations in the time of arrival of the scintillation light to the sensors due to the length of the fibers. In consequence, the integration stage must provide an homogeneous response over a range of the phase between the input signal and the clock signal comparable to these fluctuations. The results from a testbeam performed at DESY during august this year reveal a homogeneous integration phase range of more than 13 ns. In terms of production effects, the design is sensitive most of all to the mismatch of the offset after the comparators. This parameter is evaluated by taking one comparator as reference and calculating the relative offset mismatch of the other two, yielding a standard deviation of 7 mV. Once the elements of the channel have been studied, PACIFIC is connected to an SiPM array prototype to assess its capability for the readout of this sensor. The light injection system designed for the SciFi Tracker is used to shine light into the sensor synchronously with the ASIC clock. Fig. 9 displays in red the typical S-curve obtained by running a threshold scan on a single channel, along with its derivative in green and the photopeaks fitted in gray at each step transition. This plot demonstrates that PACIFIC is sensible to single photoelectrons at the standard operation conditions defined for the detector. Further information on this prototype can be found in [6] .
Outlook
PACIFIC is a SiPM readout ASIC with 64 channels developed in TSMC 130 nm technology for the SciFi Tracker. It has a current mode input for direct anode connection without any external components. It provides fast shaping time, with low spillover due to the pole-zero cancellation shaper that suppresses the long time constant related to SiPM recovery time. Moreover, it assures an operation with no dead-time thanks to the dual gated integrator. Besides, it produces a non-linear 2 bit digital representation of the channel charge at a 40 MHz rate employing a flash ADC with independently configurable thresholds. Finally, the output of each four adjacent channels is serialized at 320 Mbps using a differential SLVS output.
PACIFICr5 is the final full size prototype before this project moves on to the production phase. After validating the channel architecture in previous prototypes, a great effort has been made to achieve a better homogeneity in the performance of the channels. Additionally, correction elements have been improved to counteract those mismatches that could not be avoided in design. As a result, this prototype has been used in a testbeam campaign with excellent results.
